

## BEST AVAILABLE COPY

FIG. 8A (Amended)

(Prior Art)

FIG. 8B (Amended)
(Prior Art)

BEST AVAILABLE COPY

entity Frm Is PORT ( ( .... ports for outily fism .... ARCHETECTURE FSM of FSM IS BEGIN ... HOL eacle For FSM and restofthe entity ... fsm-state(0 to 2) (= ... signal 801. Embedded FSM: example FSM; clock; 853 € 852 <u>859</u> £ (Fim\_state(0+02)) 854 3 state\_vector states : (50,51,52,53,54); \$

state-encoting: ('000', '001', '000', '011', '100');

arcs: (50=>56,50=>51,50=>52,

51=>52,51=>53,52=>52, states-855 E 8563 857 45844. -- !! end Fsm;

EWDj

BEST AVAILABLE COPY

FIG. &C (Amended)